搜索资源列表
GF_MUL
- Galois域乘法器的Verilog源码 广泛用于信道编码、计算机代数及椭圆曲线加密等-Galois field multipliers are widely used in the Verilog source channel coding, computer algebra and elliptic curve encryption
8bit_adder_AND_4x4_Multiplier
- 位加法器的verilog程序与4×4 乘法器的verilog描述-Verilog-bit adder of the procedures and 4 × 4 multiplier verilog descr iption! ! !
Common_multiplier_verilog_design
- 上传文件为:常用乘法器verilog设计.rar-Upload files as follows: common multiplier verilog design. Rar
Galois_field_multiplier_verilog_design
- 伽罗华域GF(q)乘法器verilog设计.rar-Galois field GF (q) multiplier verilog design.rar
Chapter1-5
- 第一章到第五章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
Chapter11-13
- 第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个
wallace
- wallace tree 用于16位乘法器的verilog 的 wallace tree代码 -wallace tree verilog file. 16bit wallace tree adder.
CourseDesign
- 用Verilog实现一位原码浮点数乘法器,按照累加的方式,逐位相乘,再相加。-Verilog realization of an original code with floating point multiplier, in accordance with the cumulative way, bit by bit multiply, then add.
IIR_filter
- 本实例利用硬件乘法器实现一个IIR滤波器。文件包含实现的verilog代码。-The example used to implement a hardware multiplier IIR filter. File contains the implementation of the verilog code.
verilog
- Verilog学习例程:4位二进制数的乘法器、5分频器、8位数据寄存器、8位移位寄存器、边沿D触发起门级设计、边沿D触发器行为级设计、同步计数器、异步计数器-Verilog learning routines: 4-bit binary number multiplier, 5 dividers, 8-bit data registers, 8-bit shift register, edge-triggered D gate-level design, level design edge D
multiplier
- 参数可配置的sequential 乘法器和booth 乘法器-verilog source code with configurable parameters for sequential multiplier and booth multiplier
mutiplyVerilog
- 常见的乘法器Verilog源代码及仿真结果-Common multiplier Verilog source code and simulation results
multiple
- 常用的乘法器Verilog程序,包括原理图和仿真图片。-Verilog multiple
mux16
- mux 乘法器 verilog ise xilinx-the mux multiplier Verilog ise xilinx
8bits_multiplier
- 8×8乘法器Verilog源代码,初学者可以试着-8×8multiplying unit source code
16mult
- verilog语言实现的16*16乘法器-verilog language 16* 16 multiplier
multiplier_interface
- verilog 写的工程,是个基于流水线的乘法器-verilog write the works, is based on a pipelined multiplier
8mutip
- verilog 八位 乘法器-verilog eight multiplier
verilog-codes-for-booth2
- 由verilog编写的采用booth2编码的16*16乘法器-a 16*16 multiplier with booth2 coding by verilog
leijiaqi
- verilog 语言描述的累加器和乘法器-verilog code